Introduction
As Si bulk CMOS devices approach their fundamental scaling limit, diverse research is being done to introduce novel structures and high mobility channel materials to circumvent this limit. The lower effective mass in Ge that leads to higher mobility of carriers compared to Si has prompted renewed interest in Ge-based devices. Moreover, monolithic integration of Ge with Si devices could provide an alternative solution for continued scaling of devices for future nanoelectronics applications. Very promising results for bulk Ge p-MOSFETs have been demonstrated, with up to 4× hole mobility enhancement. However, Ge n-channel MOSFETs have exhibited very poor performance that obstructs CMOS device realization in Ge. The poor passivation of Ge interface is one of the critical challenges. Also, relatively low n-type dopant solubility [1, 2] and fast n-type dopant diffusion [3] during dopant activation in Ge make it difficult to fabricate source and drain (S/D) in nchannel Ge MOSFETs. This paper provides a promising approach for high performance Ge MOSFET processing techniques, in particular Ge growth with in-situ doping for raised source/drain and monolithic integration of Ge with Si CMOS VLSI platform.
Selective Ge heteroepitaxial growth
The initially deposited rough Ge surface due to the lattice mismatch with Si, characterized by islanding is considerably smoothened by a high temperature hydrogen annealing [4] . On this smooth layer, second epitaxial growth is performed, followed by another hydrogen annealing until desired epi layer thickness is reached. This MHAH procedure is performed on selectively grown Ge on Si through a SiO 2 window for monolithic integration (Fig 1) . Under low deposition temperature (600 o C) and partial pressure (8Pa), excellent selectivity is obtained, with Ge deposited only on the exposed Si surface and not on the oxide region. However, when either the temperature or pressure is increased, Ge can nucleate more easily on SiO 2 surface, and selectivity tends to be degraded. The reduction in the Ge nucleation density comes at the expense of lower Ge growth rate, thus a compromise may be needed when choosing the growth condition for selective Ge growth. After 4 cycles of deposition and hydrogen annealing on the selective area(50 m × 50 m), the root mean square (RMS) roughness of the resulting film was determined to be 0.65 nm by atomic force microsco microscopy (AFM) scans on 10 m ×10 m area (Fig. 2, 3 ). Due to the multi-step Ge growth, H 2 annealing, and dislocation trapping by SiO 2 sidewall on the selective area, high quality Ge film with minimal dislocation density (<10 7 cm -2 ) can be achieved at the smaller window size (Fig. 4) . The undoped epitaxial Ge layer shows a slightly p-type (5×10 14 cm -3 ) characteristic.
Ge n + /p junction diode characteristics
For an abrupt and box shape n + /p junction in Ge, insitu doping with phosphorus (P) using PH 3 is applied during the epitaxial growth. A four-point probe method was used to measure the sheet resistance of n-type in-situ doped Ge layers. The resistivity of this P-doped Ge layer decreases monotonously with increase in F(PH 3 )/F(GeH 4 ) mass-flow ratio until it reaches a minimum value and eventually increases due to the formation of polycrystalline Ge (Fig. 6 ). The growth rate is relatively independent of the mass-flow ratio, and mainly depends 97-4244-5640-6/09/$26.00 ©2009 IEEE IEDM09-685 29.4.1 on the growth temperature. Measured growth rates are 65, 53.5, and 43nm/min at the growth temperature of 600, 500, and 400 o C, respectively. At 600 o C growth temperature, the resulting n + /p junction has a junction depth of 97nm and a peak electrically activated concentration of 2×10 19 cm -3 ( Fig. 7(a) ). Larger junction depth (122nm) was obtained in the ion implanted sample annealed at 600 o C for 1min. Table 1 compares the results of both techniques. The insitu doped profile also exhibits an abrupt edge near n + /p junction indicated by spreading resistance probe (SRP) data yielding a decay slope of the P concentration of 13 nm/decade, while 24 nm/decade was measured from the ion implanted sample (Fig 7 (a), (d) This result can be attributed to the fact that the in-situ doped diode sample does not suffer from defect formation and transient enhanced diffusion and thus has more uniform box shape profile.
Ge n-MOSFETs

Device fabrication
A 500-nm-thick SiO 2 film was thermally grown on a lightly doped p-type (100) Si substrate at 1100 o C. The SiO 2 film was then patterned by dry-etching followed by wet-etching to define desired locations for Ge growth. The wafer was cleaned according to the standard Si wafer cleaning process and immediately loaded into an Applied Materials Centura RP-CVD epitaxial reactor. Selective MHAH technique was used to grow high quality single crystal Ge on Si for Ge n-MOSFET fabrication (Fig. 9 ). This technique naturally provides a device isolation structure. Based on the n + /p junction technique mentioned above, optimized S/D engineering techniques were implemented to fabricate raised S/D Ge n-MOSFETs. The interface engineering technique including GeO 2 passivation was implemented by plasma radical oxidation after a thin Si layer growth (1-1.5nm) on epi-Ge. By oxidizing Si and then Ge, a SiO 2 (3nm) and GeO 2 (1nm) layer were formed as the gate stack [5] .
Device Characterization
Because suppressing off current and maximizing I on /I off ratio are challenging issues concerning Ge nMOSFETs, I on /I off measurement was performed. The Ge n-MOSFETs with W/L G ratio of 130 m/100 m provide one of the highest I on /I off ratio of 4×10 3 at 1.2V drain voltage and show the off current density of 6×10 -4 A/ m. In addition, it exhibits high I on per width (3.23 A/ m) (Fig.10) . Effective mobility versus E-field is extracted from Ge nMOSFET by split-CV measurement. For comparison, the Si universal electron mobility is also shown. The data measured from the device show among the highest electron mobility ( n ) reported on (100) Ge to-date with peak n being around 540 cm 2 /V-s (Fig. 12 ) [6] .
Conclusion
We have successfully achieved high performance Ge n-MOSFETs by using novel raised S/D technology on the selectively grown Ge on Si. Excellent diode and transistor on/off ratios are obtained in Ge n-MOSFET. It also shows the highest electron mobility on (100) Ge to-date. This Ge MOSFET fabrication technique shows a promising step toward integrating high performance Ge devices with Si CMOS VLSI platform. 
